Abstract-This letter describes an algorithm for systematically finding a multiplierless approximation of transforms by replacing floating-point multipliers with VLSI-friendly binary coefficients of the form 2 . Assuming the cost of hardware binary shifters is negligible, the total number of binary adders employed to approximate the transform can be regarded as an index of complexity. Because the new algorithm is more systematic and faster than trial-and-error binary approximations with adder constraint, it is a much more efficient design tool. Furthermore, the algorithm is not limited to a specific transform; various approximations of the discrete cosine transform are presented as examples of its versatility.
I. INTRODUCTION
R ECENTLY, there has been increasing interest in approximating a given floating-point transform using only very large scale integration-friendly binary, multiplierless coefficients of the form [1] - [8] . Because only binary coefficients are needed, the resulting transform approximation is multiplierless, and the overall complexity of hardware implementation can be measured in terms of the total number of adders and/or shifters required in the implementation.
Usually, a higher complexity can achieve a higher accuracy. Since the cost of a hardware bit shifter is negligible as compared with that of an adder, the overall complexity can safely be measured by the total number of adders only. Thus, given a total number of adders as the design constraint, it is desirable to come up with a good adder allocation among the various multipliers so that the highest possible accuracy can be achieved. However, little attention has been paid to this issue.
We propose a new quasi-coordinate-descent-based algorithm for systematically finding the multiplierless approximation of a given transform. Specifically, we will use the discrete cosine transform (DCT) [9] as an example to illustrate how the algo- rithm works. Extending this to other transforms is straightforward. Furthermore, the proposed algorithm will be applied on an efficient, sparse representation of the given transform, so as to minimize the number of floating-point multipliers. In particular, the lifting factorization [10] will be the efficient representation of choice. This permits perfect reconstruction or reversibility. Strang [11] details how to get such a lifting-like factorization for an nonsingular constant matrix. The letter is organized as follows. Section II discusses the minimum-adder representation of an integer and the corresponding reducibility issue in terms of adders. These properties are used in Section III to derive the proposed algorithm for finding the multiplierless approximation of a transform with adder constraint. Two DCT approximation examples are presented in Section IV. Section V concludes the letter.
II. MINIMUM-ADDER MULTIPLICATIONS

A. Integers
An integer multiplication is equivalent to bit-shifting the multiplicand to the left by different numbers of bits and summing up these bit-shifted versions. The total number of shifts and adds required can be counted from the binary representation of the integer multiplier. For example, multiplication by can be implemented by one adder and one shift. Similarly, multiplication by can be done using two adders and two shifts. However, this is not the minimum number of adders needed to multiply a number by 7, because if we express it is immediately clear that only one adder and one shift are required. In essence, this involves the following signed digit representation of numbers [12] - [14] .
To begin with, let us first introduce the concept of multiplicative irreducibility in terms of adders.
Definition 1-Multiplicative Irreducibility: A positive integer multiplier is said to be multiplicatively irreducible in terms of adders if the minimum number of adders required to implement its multiplication is equal to where is the number of 1s in the binary representation of .
As a consequence, the following condition on the binary patterns results. The multiplicative irreducibility is important in determining the minimum-adder representation of an integer multiplier, as follows.
Fact 2-Minimum-Adder Representation: An integer can be decomposed into the form where are multiplicatively irreducible containing and binary 1s, respectively. Furthermore, the minimum number of adders required to implement the multiplication by is . Definition 2-Irreducible Form: Given an integer , the above minimum-adder representation is said to be the irreducible form of . Now, to find out the minimum-adder representation of a given integer , the idea is to look for both 1) consecutive 1s ( ) in the binary representation; 2) two groups of consecutive 1s ( ) separated by only one 0. For instance, the following number has a group of three consecutive 1s and two groups of four consecutive 1s:
adders shifts adders shifts
Here is another example:
adders shifts .
B. Binary Fractions
A binary fractional multiplier of the form , , odd, can also be implemented using only integer arithmetic. The multiplicand is first multiplied by , and the result is rightshifted by bits. Therefore, in our setup, the minimum number of adders required for implementing a given binary fraction is equal to that for implementing its numerator.
III. ADDER-CONSTRAINED MULTIPLIERLESS APPROXIMATION ALGORITHM
Let denote the given transform of interest whose sparse matrix factorization consists of (usually floating-point) multipliers , . Equivalently, can be thought of as being parameterized by these (1) Usually, such sparse factorizations of are not unique, and one is preferred whenever all the satisfy . These multipliers are usually floating-point numbers. Let denote the best achievable binary (fractional) approximation of with only adders. Specifically, if where and is odd, then the irreducible form of contains a total of binary 1s. Call the -adder binary approximation (or -ABA) of .
A. Finding the -ABA
To compute the -ABA, , of some floating-point number , its binary representation is first calculated with a sufficient precision, namely, with large enough, depending on the dynamic range of . Then based on the irreducible form of , , a positive integer is determined such that the total number of 1s in the binary representations of integers and is equal to . Then the -ABA of is given by sgn (2)
B. Quasi-Coordinate Descent
In (1), if all the are replaced by the respective -ABAs, , the resulting transform becomes a multiplierless approximation of the original . In this case, the minimum number of adders required to implement , , is given by where is the number of "basic" adders associated with the particular sparse matrix factorization structure used to parameterize . In other words, is the number of the adders that remain when all the in are set to zero, which corresponds to configurations C9 in Tables I and II. The significance of should become clear in Section IV where sparse factorizations of the DCT are presented. Now, the goal is to find a good adder allocation, subject to the given signal statistics and a given value of . Two common performance measures defining a good adder allocation are 1) the transform coding gain of and 2) the mean-square error (MSE) between the outputs of and .
Let denote the performance measure, defined over the same parameter space as . Then, based on the chosen , the proposed algorithm to find the optimal adder allocation (assuming ) is given as follows: n := n + 1
8: end
The algorithm begins with a given value of , which serves as the adder constraint, with all the multipliers initialized to zero ( ). Then, in each iteration (indexed by ), the most "effective" multiplier ( ) is identified and is assigned one more adder ( ) to increase its accuracy. This is repeated until all the adders are exhausted. Upon termination of the algorithm, the final represent the desired adder allocation. Note that the proposed algorithm com- pletes in a finite number of steps equal to the number of the excess adders . Also, the choice in Step 6 depends on the performance measure . For example, we wish to minimize the MSE, while maximizing the coding gain. In essence, given one more adder to the intermediate system at stage , the deepest coordinate-descent direction is found, and the added adder is allocated to the corresponding multiplier.
C. Adaptation to Lifting Structures
The lifting structure [10] (as shown in Fig. 1 ) will be used exclusively in this letter for the factorization of the DCT kernel. Now, all the in (1) are the lifting multipliers, and it is immediately clear that if some is zero, the corresponding lifting step and, hence, the associated adder will vanish.
To take this into account, the proposed algorithm is modified by initializing all the to 1 and defining . With these modifications, the lifting-adapted algorithm is as follows: 
IV. DESIGN EXAMPLES
In this section, DCT is selected to demonstrate how the proposed algorithm works. A lifting-like factorization of the DCT is considered. Throughout this section, it is assumed that the input signal to the DCT is an AR(1) process with and unit variance.
A. IntDCT
In [4] , a Walsh-Hadamard-based factorization of the DCT was used, and each of the resulting rotation angles was lifted. Fig. 2 illustrates how the DCT kernel is factored in this case: there are multipliers, and , for and . The minimum number of adders is , which is the number of the remaining adders when all the and are set to zero. Table I shows the results of the IntDCT-based multiplierless approximations of the DCT with various adder con- Fig. 2 . The IntDCT parameterized by p and u . H is the Walsh-Hadamard transform, and B is bit-reversal. N = 24 is the number of the adders that remain when all the p and u are set to zero. Actually, these are the adders internal to H . straints. The MSE was chosen as the performance measure. As a comparison, the configuration reported in [4] requires 45 adds and 18 shifts with MSE , while the MSE of configuration C1 in Table I is only . C2-C8 are our new designs. Note that configuration C9 is nothing but the Walsh-Hadamard transform. The IntDCT has uniform scaling of each subband, which is helpful in applications such as embedded coding, because no coefficient realignment is required. Fig. 3 shows the structure of the BinDCT proposed in [5] and [6] , with . The proposed algorithm is also applied to this factorization structure of the DCT, and these BinDCT-based multiplierless approximations are shown in Table II with various adder constraints. The MSE was used as the performance measure. Our algorithm results in a better MSE perormance (C2-C8) than was reported in [6, Table II ] at the same adder constraints (with the exception of configuration C1), which confirms the effectiveness of our algorithm. To further examine its quality, an exhaustive search over all possible -ABAs of the lifting multipliers of the BinDCT structure has been conducted, and the results coincide with the proposed multiplierless approximations C1-C9, except for C6. Examing the difference between the floating-point lifting multipliers and their -ABAs for C6 reveals that the proposed algorithm minimizes . The same is true for BinDCT-C1.
B. BinDCT
In both examples, the MSE decreases monotonically with the increased number of adders. Our new designs in Tables I and II yield lower MSE as compared with previous solutions presented in [4] and [6] .
V. CONCLUSION
A quasi-coordinate-descent algorithm has been presented for systematically finding, with adder constraint, a multiplierless approximation of transforms. Based on a particular sparse matrix factorization used, the given transform is parameterized by a few (floating-point) multipliers in terms of which a performance measure is formed, and the proposed algorithm finds the binary approximations of the (floating-point) multipliers using only a finite number of evaluations and comparisons of the performance measure, and therefore good approximations are readily available even in the case where exhaustive search becomes intractible. When necessary, the resulting binary approximations may serve as the initial conditions for other more sophisticated approximation algorithms. Because the new algorithm is more systematic and faster than trial-and-error adder-constrained binary approximations, it manifests itself as a more efficient design tool. Furthermore, the algorithm is not limited to a specific transform; various multiplierless approximations of the DCT have been presented to demonstrate its versatility.
